


vinafix

# AM6 BLOCK DIAGRAM



www.vinafix.com



Quanta Computer Inc.

PROJECT : AM6

Block Diagram

winata

| HSIO Port | USB3.0                              | PCIE                   | SATA                |
|-----------|-------------------------------------|------------------------|---------------------|
| 1         | <b>USB3.0_1</b><br>Left Power Share |                        |                     |
| 2         | <b>USB3.0_2</b><br>Right            |                        |                     |
| 3         | <b>USB3.0_3</b><br>X                | <b>PCIE1</b><br>X      |                     |
| 4         | <b>USB3.0_4</b><br>X                | <b>PCIE2</b><br>X      |                     |
| 5         |                                     | <b>PCIE3</b><br>X      |                     |
| 6         |                                     | <b>PCIE4</b><br>WIFI   |                     |
| 7         |                                     | <b>PCIE5</b><br>GPU 4X |                     |
| 8         |                                     | <b>PCIE5</b><br>GPU 4X |                     |
| 9         |                                     | <b>PCIE5</b><br>GPU 4X |                     |
| 10        |                                     | <b>PCIE5</b><br>GPU 4X |                     |
| 11        |                                     | <b>PCIE6</b><br>X      | <b>SATA3</b><br>X   |
| 12        |                                     | <b>PCIE6</b><br>X      | <b>SATA2</b><br>X   |
| 13        |                                     | <b>PCIE6</b><br>X      | <b>SATA1</b><br>HDD |
| 14        |                                     | <b>PCIE6</b><br>X      | <b>SATA0</b><br>X   |

| PCIE CLK              |
|-----------------------|
| <b>CLK0</b><br>X      |
| <b>CLK1</b><br>X      |
| <b>CLK2</b><br>X      |
| <b>CLK3</b><br>WIFI   |
| <b>CLK4</b><br>GPU 4X |
| <b>CLK5</b><br>X      |

| USB2.0                              |
|-------------------------------------|
| <b>USB2.0_0</b><br>Left Power Share |
| <b>USB2.0_1</b><br>Right /w 3.0     |
| <b>USB2.0_2</b><br>Right            |
| <b>USB2.0_3</b><br>Card Reader      |
| <b>USB2.0_4</b><br>Camera           |
| <b>USB2.0_5</b><br>eTP              |
| <b>USB2.0_6</b><br>Blue Tooth       |
| <b>USB2.0_7</b><br>X                |


winafix

MB


Haswell  
ULT

MB


SIO  
ITE8528E



|       | Function         | IC          | Address          |
|-------|------------------|-------------|------------------|
| SMBUS | Thermal IC       | NCT7718     | 1001100xb (98h)  |
|       | Thermal IC       | G781-1P8    | 1001101xb (9Ah)  |
|       | Charge IC        | BQ24715RGRR | 00010010 (0x12h) |
|       | Battery          | Battery     | 00010110 (0X16h) |
|       | DIMM A           | SPD         | (A0h)            |
|       | DIMM B           | SPD         | (A4h)            |
|       | Free-fall sensor | LNG3DMTR    | (50h)            |
| I2C   | Touch Pad        |             | (2Ch)            |




Battery Mode




Power Sequence  
(G3 to S0)

Shark Bay ULT PSS, 490828, Rev1.1



# Haswell ULT (DISPLAY)



PCH Strap Table

| Pin Name      | Strap description | Sampled   | Configuration  | note  |
|---------------|-------------------|-----------|--|---|
| DDPB_CTRLDATA | Port B Detected   | PCH_PWROK | 0 = Port B is not detected.<br>1 = Port B is detected. | This signal has a weak internal pull-down. IPD 20K is disabled when PLTRST# is de-asserted.<br>PU 2.2K to +3.3V_RUN |
| DDPC_CTRLDATA | Port C Detected   | PCH_PWROK | 0 = Port C is not detected.<br>1 = Port C is detected. | This signal has a weak internal pull-down. IPD 20K is disabled when PLTRST# is de-asserted.<br>NC                   |




Quanta Computer Inc.

PROJECT : AM6

# Haswell ULT (DDR3L)

U17C

HSW\_ULT\_DDR3L




3 OF 19

[20] M\_B\_DQ[63..0]



4 OF 19





SM\_VREF\_CA  
SM\_VREF\_DQ0  
SM\_VREF\_DQ1

SM\_VREF\_CA [20]  
SM\_VREF\_DQ0 [19]  
SM\_VREF\_DQ1 [20]

U17D

HSW\_ULT\_DDR3L



Rev A




Quanta Computer Inc.  
PROJECT : AM6





vinafix

# Haswell ULT (PCIE,USB)



USB3.0 Port (Power Share)

USB3.0 Port (Right)

USB2.0 Port

Card Reader

Camera

eDP Touch Panel

Bluetooth


USB3.0 Port (Left Power Share)

USB3.0 Port (Right)




## Overcurrent Pin Setting


| Pin  | Default Port Mapping | AM6 setting    |
|------|----------------------|----------------|
| OC0# | Port 0, Port 1       | Port 0         |
| OC1# | Port 2, Port 3       | Port 1, Port 2 |
| OC2# | Port 4, Port 5       | no use         |
| OC3# | Port 6, Port 7       | no use         |



Haswell ULT (CLK)







## Haswell ULT (LPC/SPI/SMB/CLINK)



# Haswell ULT (SYSTEM POWER MANAGEMENT)

## PCH Pull-high/low(CLG)



PCH Strap Table

| Pin Name | Strap description                           | Sampled | Configuration             | note  |
|----------|---|---------|---------------------------|---|
| DSWVRMEN | DeepSx Well On-Die Voltage Regulator Enable | ALWAYS  | 0 = Disable<br>1 = Enable | 1. This signal is always sampled.<br>2. This signal is in the RTC well.<br>+RTC_CELL — 330K_4 — R372 — DSWVRMEN |
|          |   |         |                           |   |
|          |   |         |                           |   |

vinafix

# Haswell ULT MCP(POWER)



CPU VDDQ  
Haswell ULT 15W & 28W: 1.4A

CPU VCC


Haswell ULT 15W : 32A  
28W : 40A

6X10UF MLCC  
4X2.2UF MLCC

24 X 10UF(0603 MLCC)




# Haswell ULT (GND)



**Quanta Computer Inc.**  
**PROJECT : AM6**

vinatix



**Processor Strapping** The CFG signals have a default value of '1' if not terminated on the board.

|                                 | 1   | 0  |                     |
|---------------------------------|---|--|---------------------|
| CFG0<br>Reserved                | (DEFAULT) NORMAL OPERATION  |  | CFG0 R108 *1K 4 NC  |
| CFG1<br>Reserved                | (DEFAULT) NORMAL OPERATION  |  | CFG1 R297 *1K 4 NC  |
| CFG2<br>Reserved                | (DEFAULT) NORMAL OPERATION  |  |                     |
| CFG3<br>MSR Privacy Bit Feature | Debug capability is determined by<br>IA32_Debug_Interface_MSR (C80h) bit[0] setting | IA32_Debug_Interface_MSR (C80h) bit[0] default<br>setting overridden | CFG3 R293 *1K 4 NC  |
| CFG4<br>eDP enable              | Disabled  | Enabled  | CFG4 R107 *1K 4     |
| CFG[19:5]<br>Reserved           | (DEFAULT) NORMAL OPERATION  |  | CFG8 R92 *1K 4 NC   |
|                                 |   |  | CFG9 R294 *1K 4 NC  |
|                                 |   |  | CFG10 R100 *1K 4 NC |



**Quanta Computer Inc.**


**PROJECT : AM6**

|       |                          |                |
|-------|--------------------------|----------------|
| Size  | Document Number          | Rev            |
|       | <b>Haswell UL1 10/12</b> | A              |
| Date: | Monday, May 05, 2014     | Sheet 16 of 58 |





vinafix





Quanta Computer Inc.




PROJECT : AM6

|       |                      |                |
|-------|----------------------|----------------|
| Size  | Document Number      | Rev            |
|       | Haswell ULT 12/12    | A              |
| Date: | Monday, May 05, 2014 | Sheet 18 of 58 |

vinafix



Place these Caps near So-Dimm1.









Figure 91. Shark Bay ULT DDR3L SODIMM VREF-DQ and VREF-CA Control Overview





# DDR3L SODIMM ODT GENERATION


The 74AUP1G07 provides the single non-inverting buffer with open-drain output.





## Place these Caps near So-Dimm2.



vinafix




## Opal XT Power-on sequence





Quanta Computer Inc.  
PROJECT : AM6





|                |                      |                |
|----------------|----------------------|----------------|
| Size           | Document Number      | Rev A          |
| Opal_XT/PEG*16 |                      |                |
| Date:          | Monday, May 05, 2014 | Sheet 21 of 58 |



vinafix



vinafix



### SP : Mars DDR3 Memory TYPE Set

| MLPS Bit | Bits [5:1] |
|----------|------------|
| PS_0     | 11001      |
| PS_1     | 11000      |
| PS_2     | 00000      |
| PS_3     | 11XXX      |

### MLPS

| Ca    | Bits [5:4] | P/N         |
|-------|------------|-------------|
| 680nF | 00         | CH4681K9B00 |
| 82nF  | 01         | CH3823K1B00 |
| 10nF  | 10         | CH31003KB11 |
| NC    | 11         | NA          |

| R_pu  | R_pd  | Bits [3:1] |
|-------|-------|------------|
| NC    | 4.75K | 000        |
| 8.45K | 2K    | 001        |
| 4.53K | 2K    | 010        |
| 6.98K | 4.99K | 011        |
| 4.53K | 4.99K | 100        |
| 3.24K | 5.62K | 101        |
| 3.4K  | 10K   | 110        |
| 4.75K | NC    | 111        |

| R_pu/R_pd | P/N         |
|-----------|-------------|
| 2K        | CS22002FB19 |
| 3.24K     | CS23242FB09 |
| 3.4K      | CS23402FB08 |
| 4.53K     | CS24532FB08 |
| 4.75K     | CS24752FB12 |
| 4.99K     | CS24992FB26 |
| 5.62K     | CS25622FB18 |
| 6.98K     | CS26982FB01 |
| 8.45K     | CS28452FB12 |
| 10K       | CS31002FB26 |

| MLPS Bit | Strap Name                  | AM6 Settings | AM6 Settings  | Description  | AMD Recommended Settings  |
|----------|-----------------------------|--------------|---|--|---|
| PS_0[1]  | ROM_CONFIG[0]               | 1            | Memory Aperture Size Select : 256MB   | Serial ROM type or Memory Aperture Size Select<br>If STRAP_BIOS_ROM_EN = 1, ROM_CONFIG[2:0] define the ROM type.<br>If STRAP_BIOS_ROM_EN = 0, ROM_CONFIG[2:0] define the primary memory-aperture size.   | Design dependent,<br>SIZE ROM_CONFIG[2:0]<br>128MB 000<br>256MB 001<br>64MB 010<br>Reserved 011 |
| PS_0[2]  | ROM_CONFIG[1]               | 0            |   |  |   |
| PS_0[3]  | ROM_CONFIG[2]               | 0            |   |  |   |
| PS_0[4]  | N/A                         | 1            | N/A   | Reserved for internal use only. Must be 1 at reset.  | 1   |
| PS_0[5]  | AUD_PORT_CONN_PINSTRAP[0]   | 1            | All endpoints are usable.   | the strap option indicates the number of audio-capable display outputs.  | Design dependent  |
| PS_1[1]  | STRAP_BIF_GEN3_EN_A         | 0            | PCIe GEN3 is not supported. (use GEN2)  | PCIe GEN3 capability.<br>1 = PCIe GEN3 is supported.<br>0 = PCIe GEN3 is not supported.  | Design dependent  |
| PS_1[2]  | STRAP_BIF_CLK_PM_EN         | 0            | The CLKREQB power management capability is disabled                             | Determines whether or not the PCIe reference clock power management capability<br>0 = The CLKREQB power management capability is disabled<br>1 = The CLKREQB power management capability is enabled  | 0   |
| PS_1[3]  | N/A                         | 0            | N/A   | Reserved for internal use only. Must be 0 at reset.  | 0   |
| PS_1[4]  | STRAP_TX_CFG_DRV_FULL_SWING | 1            | The transmitter full-swing is enabled   | Control the transmitter full-/half-swing mode<br>0 = The transmitter half-swing is enabled<br>1 = The transmitter full-swing is enabled  | 1   |
| PS_1[5]  | STRAP_TX_DEEMPH_EN          | 1            | Tx deemphasis enabled.  | PCI EXPRESS transmitter, deemphasis enable.<br>0 = Tx deemphasis disabled.<br>1 = Tx deemphasis enabled.   | Design dependent  |
| PS_2[1]  | N/A                         | 0            | Reserved.   | Reserved.  | N/A   |
| PS_2[2]  | N/A                         | 0            | Reserved.   | Reserved.  | N/A   |
| PS_2[3]  | STRAP_BIOS_ROM_EN           | 0            | Disable the external BIOS ROM device.   | To enable the external BIOS ROM device.<br>0 = Disable the external BIOS ROM device.<br>1 = Enable the external BIOS ROM device.   | Design dependent  |
| PS_2[4]  | STRAP_BIF_VGA_DIS           | 0            | Standalone dGPU design  | VGA disable determines whether or not the card will be recognized as the system's VGA controller<br>0 = VGA controller capacity enabled.<br>1 = The device will not be recognized as the system's VGA controller.  | Standalone dGPU design = 0<br>AMD PowerXpress design = 1  |
| PS_2[5]  | N/A                         | 0            | Reserved.   | Reserved.  | N/A   |
| PS_3[1]  | BOARD_CONFIG[0]             | X            | VRAM vendor BOARD_CONFIG[2:0]<br>Hynix 000 default<br>Micron 001<br>Samsung 010 | Board configuration related strapping, such as for memory ID   | Design dependent  |
| PS_3[2]  | BOARD_CONFIG[1]             | X            |   |  |   |
| PS_3[3]  | BOARD_CONFIG[2]             | X            |   |  |   |
| PS_3[4]  | AUD_PORT_CONN_PINSTRAP[1]   | 1            | No usable endpoints.  | STRAPS TO INDICATE THE NUMBER OF AUDIO CAPABLE DISPLAY OUTPUTS<br>111 = No usable endpoints.<br>110 = One usable endpoint.<br>101 = Two usable endpoints.<br>100 = Three usable endpoints.<br>011 = Four usable endpoints.<br>010 = Five usable endpoints.<br>001 = Six usable endpoints.<br>000 = All endpoints are usable. | Design dependent  |
| PS_3[5]  | AUD_PORT_CONN_PINSTRAP[2]   | 1            |   |  |   |


### System Memory Aperture size

| GPIO9 BIOSROM | SIZE     | GPIO13 ROM_CONFIG2 | GPIO12 ROM_CONFIG1 | GPIO11 ROM_CONFIG0 |
|---------------|----------|--------------------|--------------------|--------------------|
| 0             | 128M     | 0                  | 0                  | 0                  |
| 0             | 256M     | 0                  | 0                  | 1                  |
| 0             | 64M      | 0                  | 1                  | 0                  |
| 0             | Reserved | 0                  | 1                  | 1                  |


| Vendor  | Vendor P/N                     | STN B/S P/N      | Size | MLPS |
|---------|--------------------------------|------------------|------|------|
| Hynix   | H5TC4G63AFR-11C (256M*16)      | AKD5PGWWTW11 * 8 | 4GB  | 000  |
| Micron  | MT41J256M16HA-093G:E (256M*16) | AKD5PZSTL02 * 8  | 4GB  | 001  |
| Samsung | K4W4G1646D-BC1A (256M*16)      | AKD5PGWT500 * 8  | 4GB  | 010  |




vinatix










Place MVREF dividers and Caps close to ASIC




Place all these components very close to GPU (within 25mm) and keep all components close to each other  
\*\* This basic topology should be used for DRAM\_RST for DDR3/GDDR5  
These Capacitors and Resistor values are an example only  
The series R and C cap values will depend on the DRAM loads and will have to be calculated for different Memory, DRAM loads and board to pass Reset Signal Spec







vinatix




CAMERA





### Brightness Control



### BAK\_EN




### LCD\_VCC Imax(ratting)=2.8A



Quanta Computer Inc.  
PROJECT : AM6

vinatix



3 Level Input:  
L:LOW,internal pull down  
H:HIGH, external pull up  
M:(VDD3)/2, both external pill-up and pull-down

DC coupling enable

Int pull-down 150k , 3.3V IO

L:default,AC coupling input  
H:DC coupling input

enable active DDC buffer

Int pull-down 150k , 3.3V IO

L:default,passive DDC pass-through without internal pull up  
H:active DDC buffer with internal pull up  
M:active DDC buffer without internal pull up

Receiver equalization setting

Int pull-down 150k , 3.3V IO

L:programmable EQ for channel loss up to 12.4dB  
H:programmable EQ for channel loss up to 4.3dB  
M:programmable EQ for channel loss up to 8.6dB

configuration pin

Int pull-down 150k , 3.3V IO

L:HDMI ID disable  
H:HDMI ID enable

Output pre-emphasis setting

Int pull-down 150k , 3.3V IO


L:no pre-emphasis  
H:1.6dB pre-emphasis  
M:2.5dB pre-emphasis

TMDS output swing adjustment

Int pull-down 150k , 3.3V IO

L:default  
H:increase +13%  
M:increase -13%

# HDMI CN





vinafix

H8  
\*H-C158D158N\_NC




H6  
\*H-C158D158N\_NC




H20  
\*h-o114x98d114x98n\_NC




H1  
\*H-TC236BC197D98P2\_NC




H0  
\*H-TC236BC197D98P2\_NC




H7  
\*H-TC236BC197D98P2\_NC




H4  
\*H-TC236BC197D98P2\_NC




H9  
\*O-AM6-2\_NC




H10  
\*h-c236i158d118p2\_NC




H11  
\*h-c236i158d118p2\_NC




H3  
\*h-c236i158d118p2\_NC




H14  
\*h-c236i158d118p2\_NC



H2  
\*H-TC236BC197D98P2\_NC



H13  
\*O-AM6-1\_NC




H12  
\*H-C118X98D118X98N\_NC




H5  
\*H-C118X98D118X98N\_NC



## Bracket




H17  
H-TC217BC141D141PT




## NGFF NUT

## NUT


H15  
H-TC217BC141D141PT




H16  
H-TC217BC141D141PT



H18  
H-TC217BC141D141PT



H19  
H-TC217BC141D141PT




Quanta Computer Inc.

PROJECT : AM6

|       |                      |                |
|-------|----------------------|----------------|
| Size  | Document Number      | Rev            |
|       |                      | A              |
| Date: | Monday, May 05, 2014 | Sheet 33 of 58 |



vinafix



Quanta Computer Inc.

PROJECT : AM6

Card Reader RTS5176E

# USB3.0 Power Share

## USB Power share

| USBP0_BUS_SW_CB0 |  | Mode             |
|------------------|--|------------------|
| Low              |  | DCP, Auto-detect |
| High             |  | CDP, BC Spec 1.2 |






|               | R337      | mA   |
|---------------|-----------|------|
| OC limitation | 100k ohm  | 504  |
|               | 22.1k ohm | 2274 |

Applied Now


Current limit = 50250/(R337)

## USB3.0/2.0 COMBO X 1

## USB 3.0







ESD Function  
Place ESD diodes as close as USB connector.




## USB3.0/2.0 COMBO

M15 Design Requirement:  
I continuous 1.5A ; OC 2.0A

## USB 3.0





ESD Function  
Place ESD diodes as close as USB connector.




vinafix


## USB2.0 X1





winatafix



## SATA HDD Connector




If you have two HDD, need add two OD circuit for Fall sensor interrupt circuit




# NGFF Wifi/BT connector

vinafix



Support AOAC on WLAN


vinatix






vinatix

## For EC 64Mbit (8M Byte)




## RTC BATTERY




$5 * [24.3 / (24.3 + 10)] - 0.8 = 2.74V$   
RTC Battery Charger when lower than 2.74V

## For PCH 64Mbit (8M Byte)



**Quanta Computer Inc.**  
**PROJECT : AM6**


## Keyboard Connector



[40] BREATH\_LED → BREATH\_LED


|      |      |   |   |            |
|------|------|---|---|------------|
| MY1  | C356 | 1 | 2 | 100P/50V_4 |
| MY2  | C374 | 1 | 2 | 100P/50V_4 |
| MY4  | C377 | 1 | 2 | 100P/50V_4 |
| MY0  | C355 | 1 | 2 | 100P/50V_4 |
| MX4  | C362 | 1 | 2 | 100P/50V_4 |
| MX6  | C381 | 1 | 2 | 100P/50V_4 |
| MX3  | C360 | 1 | 2 | 100P/50V_4 |
| MX2  | C380 | 1 | 2 | 100P/50V_4 |
| MY5  | C359 | 1 | 2 | 100P/50V_4 |
| MY6  | C376 | 1 | 2 | 100P/50V_4 |
| MY3  | C375 | 1 | 2 | 100P/50V_4 |
| MY7  | C358 | 1 | 2 | 100P/50V_4 |
| MY8  | C357 | 1 | 2 | 100P/50V_4 |
| MY9  | C352 | 1 | 2 | 100P/50V_4 |
| MY10 | C351 | 1 | 2 | 100P/50V_4 |
| MY11 | C370 | 1 | 2 | 100P/50V_4 |
| MX7  | C363 | 1 | 2 | 100P/50V_4 |
| MX0  | C378 | 1 | 2 | 100P/50V_4 |
| MX5  | C381 | 1 | 2 | 100P/50V_4 |
| MX1  | C379 | 1 | 2 | 100P/50V_4 |
| MY12 | C373 | 1 | 2 | 100P/50V_4 |
| MY13 | C353 | 1 | 2 | 100P/50V_4 |
| MY14 | C371 | 1 | 2 | 100P/50V_4 |
| MY15 | C372 | 1 | 2 | 100P/50V_4 |
| MY16 | C354 | 1 | 2 | 100P/50V_4 |

## BREATH\_LED




## Key board illumination

+KB\_LED power trace width >10 mil






## Touch Pad Connector




vinatix

# 3VALW ON POWER LOGIC

## POWER BUTTON



## Stitching Capacitors





**Quanta Computer Inc.**  
**PROJECT : AM6**

|                            |                 |       |
|----------------------------|-----------------|-------|
| Size                       | Document Number | Rev A |
| 3VALW ON POWER LOGIC       |                 |       |
| Date: Monday, May 05, 2014 | Sheet 43 of 58  |       |



vinatix

## FAN CONN




## THERMAL IC

Need closed to CPU



| SYS_SHD# | 2K   | 7.5K | 10.5K | 14K   | 18.7K |
|----------|------|------|-------|-------|-------|
| ALERT#   |      |      |       |       |       |
| 2K       | 77'C | 87'C | 97'C  | 107'C | 117'C |
| 7.5K     | 79'C | 89'C | 99'C  | 109'C | 119'C |
| 10.5K    | 81'C | 91'C | 101'C | 111'C | 121'C |
| 14K      | 83'C | 93'C | 103'C | 113'C | 123'C |
| 18.7K    | 85'C | 95'C | 105'C | 115'C | 125'C |

NCT7718  
SMBus address is 1001100xb (98h) (x is R/W bit).





[13,40] EC\_PWROK R323 2 1 '0 4 SHORT NC


R321 47K\_4 External resistor is required for output de-glitch.

vinatix  
For GPU use



G781-1P8  
SMBus address is 1001101xb (9Ah) (x is R/W bit).



## FAN CONN



+5V\_FAN  
Max Current : mA



+V3.3\_THERMAL  
Max Current :mA




Quanta Computer Inc.

PROJECT : AM6


| Size  | Document Number      | Rev            |
|-------|----------------------|----------------|
|       | Thermal GPU          | A              |
| Date: | Monday, May 05, 2014 | Sheet 45 of 58 |

vinatix

## LED Status





## HDD activity LED.



Quanta Computer Inc.  
PROJECT : AM6

|       |                      |                |
|-------|----------------------|----------------|
| Size  | Document Number      | Rev            |
|       | LED                  | A              |
| Date: | Monday, May 05, 2014 | Sheet 46 of 58 |

vinafix



Quanta Computer Inc.

PROJECT : AM6

System Reset Circuit

Size

Document Number


Date: Monday, May 05, 2014

Sheet 47 of 58

Rev






A

vinatix






vinatix




Quanta Computer Inc.  
PROJECT : AM6

|       |                          |                |
|-------|--------------------------|----------------|
| Size  | Document Number          | Rev            |
|       | <b>Charger (BQ24715)</b> | A              |
| Date: | Monday, May 05, 2014     | Sheet 50 of 58 |

|   |                               |       |          |
|---|-------------------------------|-------|----------|
|  <b>Quanta Computer Inc.</b><br><b>PROJECT : AM6</b> |                               |       |          |
| Size  | Document Number               | Rev   |          |
|   | <b>1.35_DDR/0.675(RT8231)</b> | A     |          |
| Date:   | Monday, May 05, 2014          | Sheet | 51 of 58 |

BDW DVT1 3/27

vinafix







For BDW 15W change item  
PR26 680k → CS46802FB00  
PR29 412k → CS44122FB00  
PR150 56k → CS35602FB11  
PR35 41.2k → CS34122FB19  
PR184 3.57k → CS23572FB11


For BDW 28W change item  
PR26 523k → CS45232FB00  
PR29 464k → CS44642FB00  
PR150 75k → CS37502FB12  
PR35 22.6k → CS32262FB15  
PR184 3.65k → CS23652FB08

For HSW  
IC1: TPS51622RSMR  
PN: AL051622001

For BDW  
IC1: TPS51624RSMR  
PN: AL051624000



vinafix



vinatix

**+1.35V\_GFX Volt +/- 5%**  
**TDC: 2.585A**  
**Peak: 4A**  
**OCP: 6A**

Boot VID voltage is 0.9V  
Set OFSA to 1.65V  
 $+1.35V\_GFX = (1.65 - 1.2) + 0.9 = 1.35V$

**+1.05V\_GFX**  
**Current : 1.33A**

**+3V\_GFX**  
**Current : 22mA**


BDW DVT1 3/31, confirmed with EE  
Add +1.8V\_GFX discharge circuit

BDW EVT 1/13, confirmed with EE  
Add +3V\_GFX discharge circuit

|          |                      |       |          |
|----------|----------------------|-------|----------|
| Title    | <Title>              |       |          |
| Size     | Document Number      | Rev A |          |
| Customer | <Doc>                |       |          |
| Date     | Monday, May 05, 2014 | Sheet | 56 of 58 |



vinafix



|                  |                      |                |     |
|------------------|----------------------|----------------|-----|
|                  |                      |                |     |
| Title<br><Title> |                      |                |     |
| Size             | Document Number      |                | Rev |
| Custom           | <Doc>                |                | A   |
| Date:            | Monday, May 05, 2014 | Sheet 57 of 58 |     |

vinafix

